

IN THE SPECIFICATION

Please amend the specification as follows:

In the paragraph beginning on page 12 at line 20,

FIG. 6 is a flowchart of an EXTRACT function used in an example embodiment of the present invention and may be executed by the condition check module 175. The extract function begins execution in operation 500 and immediately proceeds to operation 510. In operation 510, it is determined whether the data field illustrated in FIG. 1A for the SIMD word is four bits (one nibble) in length. If the data field is determined to be four bits in length, in operation 510, then processing proceeds operation 520. In operation 520, bits 31 through 28 of the destination register are set equal to nibble-2 one of selected nibbles 7 through 0 of the SIMD PSR register. Thereafter, processing proceeds to operation 570 where processing terminates.

In the paragraph beginning on page 13 at line 5,

However, if in operation 510 it is determined the data field is not equal to four bits in length then processing proceeds to operation 530. In operation 530, it is determined whether the data field is eight bits (one byte) in length. If the data field in the SIMD word is eight bits in length, as shown in FIG. 1B, then processing proceeds to operation 540. In operation 540, bits 31 through 24 of the destination register are set equal to bytes-1 one of selected bytes 3 through 0 of the SIMD PSR register. Again, processing then proceeds to operation 570 where processing terminates.

In the paragraph beginning on page 13 at line 12,

Still referring to FIG. 6, if in operation 530 it is determined that the data field in the at SIMD word is not one byte in length, then processing proceeds to operation 550. In operation 550, it is determined whether the data field length in the SIMD word is 16 bits (half word) in length. If the data field in the SIMD word is 16 bits in length, then processing proceeds to operation 560. In operation 560, bits 31 through 16 of the destination register are set equal to ~~half word 0~~ one of selected half-words 1 through 0 in the SIMD PSR register. Thereafter, processing proceeds to operation 570 where processing terminates. Further, if it is determined in operation 550 that the data field length of the at SIMD word is not 16 bits, then processing proceeds to operation 570 where processing terminates.